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The input frequency limit of the conventional zero-crossing digital phase-locked loop (ZCDPLL) is due to the operating time of
the digital circuitry inside the feedback loop. A solution that has been previously suggested is the introduction of a time delay in
the feedback path of the loop to allow the digital circuits to complete their sample processing before the next sample is received.
However, this added delay will limit the stable operation range and hence lock range of the loop. The objective of this work is to
extend the lock range of ZCDPLL with time delay by using a chaos control. The tendency of the loop to diverge is measured and
fed back as a form of linear stabilization. The lock range extension has been confirmed through the use of a bifurcation diagram,
and Lyapunov exponent.
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1. INTRODUCTION
Digital phase locked loops (DPLLs) were introduced to min-
imize some of the problems associated with the analogue
loops such as sensitivity to DC drift and the need for peri-
odic adjustments [1, 2]. The most commonly used DPLL is
the zero-crossing digital phase-locked loop (ZCDPLL). The
ZCDPLL operation is based on nonuniform sampling tech-
niques. The loop is simple to implement and easy to model.
The ZCDPLL consists of a sampler that acts as phase detector,
digital filter, and digital-controlled oscillator (DCO). In the
ZCDPLL, there is a limit on the frequency of the incoming
signal beyond which the loop ceases to function properly any
longer. This limit is reached when the period of the incoming
signal becomes equal to the total operating time of the digi-
tal circuits in the loop. One way to increase this upper limit
of the input frequency is by the introduction of a time delay
in the loop. In this case the sampling instances controlled by
the DCO are determined by the sample of the input which
was taken two sampling intervals earlier. Therefore, the up-
per limit of the operating frequency of the ZCDPLL can be
increased. The introduction of the delay, however, will limit
the loop stability range or the lock range of the loop as will
be seen later.
The objective of this work is to increase the stability
and lock range of ZCDPLL with time delay by incorporat-
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ing a chaos control technique known as “time-delayed feed-
back stabilization.” The ZCDPLL has been shown to exhibit
chaotic behaviour in the unstable region of operation [3].
Time-delayed feedback stabilization introduced by Pyragas
consists of a continuous linear feedback applied at each com-
putation time step which stabilizes unstable periodic orbits
(UPO) [4]. Pyragas’s method is used to broaden the track-
ing range by extending the stable operation behaviour of
the first-order ZCDPLL to a larger control parameter (K1),
which leads to larger input frequencyw. Our results are based
on bifurcation theory and numerical simulation. Chaos con-
trol technique is used to overcome the problem of limited
operating range when a time delay is added to the feedback
path of the loop. The paper analyzes the steady-state loop op-
eration ZCDPLL and chaos-controlled ZCDPLL. The pull-
in behaviour, higher-order loops will be considered in future
work.
In Section 2, the ZCDPLL with time delay model is de-
scribed Section 3 presents the chaos control technique used
to broaden the lock range. In Section 4 simulation results are
presented, and finally conclusions are given in Section 5.
2. ZCDPLLWITH TIME DELAY
The structure of ZCDPLL with time delay is shown in
Figure 1. The first register simply serves to store incoming
data temporarily until the filter portion finishes its operation
on previous data. As soon as the filter finishes its operation,
the stored data are transferred to the second register and the
first register is cleared to be ready for taking in new data.




















Figure 1: Block diagram of chaos-controlled ZCDPLL with time delay.
The input signal to the loop is taken as x(t) = s(t) + n(t),
where s(t) = A sin(w0t + θ(t)), n(t) is additive white Gaus-
sian noise (AWGN); θ(t) = θ0 + Ω0t from which the signal
dynamics are modeled; θ0 is the initial phase which we will
assume to be zero; Ω0 is the frequency oﬀset from the nomi-
nal value w0. The input signal is sampled at time instances tk
determined by the digital-controlled oscillator (DCO). The
DCO period control algorithm as given by [5] is
Tk = T0 − yk−2 = tk − tk−1, (1)
where T0 = (2π/w0) is the nominal period, yk−2 is the de-
layed output of the loop digital filter D(z). The sample value




) = s(tk) + n(tk) (2)
or
xk = sk + nk, (3)
where sk = A sin[w0tk + θ(tk)]. The sequence xk is passed
through a digital filter D(z) whose output yk is used to con-





Ti = kT0 −
k−2∑
i=0
yi, k = 1, 2, 3, . . . . (4)
Thus












For noise-free analysis nk = 0, then












The phase error is defined to be









Taking the diﬀerence of (7) and (8) results in
φk − φk−1 = θk − θk−1 −w0yk−2. (9)
The z transform of the output of the digital filter is
Y(z) = D(z)X(z), (10)
where X(z) is the z transform of x(t). If the digital filter used
is a gain block only, then D(z) = G1, where G1 is the block
gain. In this caseY(z) = G1X(z), and the time domain equiv-
alent will be yk = G1xk = AG1 sin[φk].
If a frequency step Ω0 = (w − w0) is applied, then θk =
(w −w0)tk. Using (4), then









Equation (9) can also be rewritten as




+Λ0 = f (φ), (12)
where Λ0 = (w − w0)T0 = 2π((w − w0)/w0), K1 = wG1A. It
can be easily shown that this system has equilibrium state at
sin−1(Λ0/K1), not at φ = 0. This implies that |Λ0/K1| < 1, or
K1 > |Λ0|. The following transformation makes the equilib-
rium at φ = 0:
ψk = φk − sin−1 Λ0
K1
, (13)
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then
ψk = ψk−1 − K2 sin
[
ψk−2
]−Λ0 cos (ψk−2) +Λ0, (14)
where K2 =
√
K21 −Λ20. Define the system state vector ζk =








ξk − K2 sin
(
ζk















If the system equation is linearised around the equilibrium
x = 0, so that sin(ζk) ≈ ζk, sin(ξk) ≈ ξk, cos(ζk) ≈ 1,



















To satisfy Lyapunov stability criterion for the above system,
the matrix BTB− I must be negative definite. This implies
that the eigenvalues of BTB must be less than one [6]. This
in turn results that K22 < 1 or K1 <
√
1 +Λ20, which is less
than that of conventional ZCDPLL range of operation (K1 <√
4 +Λ20) [5].
We re-examine the loop stability in terms of the variable
K10 = (G1w0A), which is directly related to the filter gain and
free running frequency of the DCO. In this case,
2π
∣∣∣∣ ww0 − 1
∣∣∣∣ < K10 ww0 <






















3. EXTENDED LOCK RANGE ZCDPLL
WITH TIME DELAY
The time-delayed feedback stabilization introduced by Pyra-
gas is incorporated and used to extend the stable behaviour of
ZCDPLL with time delay to larger values of K1. Just beyond
the critical values of K1, the tendency of the loop to converge
to UPO is measured by the value ∆xk−1 = A(sin(φk−1) −
sin(φk−2)). A multiple of these diﬀerences b∆xk1 , where b is
an empirical adjustable weight, is fed back as a form of non-
linear stabilization [7]. The resultant system dynamics will
be















III b = −0.4
III b = −0.6

















Figure 2: Frequency lock region as a function of K10 and w0/w.













































where r = 1 + b(K2/K1). Following the Lyapunov stability
criteria, K22 should be less than 1/r
2 in order to guarantee
that the eigenvalues of BTB are less than one. The condition










Stabilization corresponds to negative values of (b), in
which the feedback term corrects the tendency to UPO [7].
Since b is negative, then r will be less than one and this will
ensure that the loop can have K1 higher than that for ZCD-
PLL with time delay derived in previous section. The conver-
gence region of the conventional ZCDPLL with time delay
described by (18) and the proposed chaos-controlled ZCD-
PLL described by (21) for diﬀerent input frequency oﬀsets
have been plotted in Figure 2. The region between the curves
I and II indicates the region of stable operation for the con-
ventional ZCDPLL, while the region between the curves I
and III represents that for the proposed loop plotted for dif-
ferent values of b. It is clear that the widest lock range occurs
at K10 = 1.0 for the conventional ZCDPLL, while it will be at
K10 = 1.5 when the value of b is−0.4 for the proposed chaos-
controlled ZCDPLL. Figure 2 also shows that when the value
of b is increased to−0.6, the proposed chaos-controlled loop
has widest lock range occurring at K10 ≈ 2.0. So the greater
the absolute value of b, the wider the lock range. Thus, the
K10, w0/w plane gives a realistic indication of the loop’s abil-
ity to track frequency oﬀsets.
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Figure 3: Bifurcation of conventional ZCDPLL with Λ0 = 0.4.





















Figure 4: Bifurcation of ZCDPLL with delay with Λ0 = 0.4.
The nonlinear feedback procedure is applied without a
priori knowledge of the location of the periodic orbits. A
disadvantage of the method is that it achieves control over
a limited range of the parameter space (b values). A given or-
bit will become eventually unstable if the feedback parameter
is varied beyond that range.
4. SYSTEM PERFORMANCE
Consider a modulation-free input signal y(t) = sin(wt),
where the center frequency of the DCO is w0 = 1. After
discarding the first 1000 points, the next 100 000 points are
collected and recorded to produce a bifurcation plot and
maximum Lyapunov exponent. The numeric bifurcation di-
agrams will be used to study the operation range of the ZCD-
PLL with time delay. Along the horizontal axis of the bifur-
cation diagram, the parameter K1 of the system is varied,
while the successive values of the phase error φk are plotted.





















Figure 5: Bifurcation of chaos-controlled ZCDPLL with delay with
Λ0 = 0.4 and b = −0.7.
Lyapunov exponent can be used to measure the exponential
divergence of trajectory in a dynamical system. The exponent
measures the average rate of separation of two nearby tra-
jectories coming from diﬀerent initial conditions. A positive
Lyapunov exponent indicates chaos and the system will be
very sensitive to initial conditions. The largest Lyapunov ex-















c + dY ′n
)2(
1 + Y ′2n
)
∣∣∣∣∣, (22)
where Y ′ is the tangent of the direction of maximum growth
which evolves according to
Y ′n+1 =
(
c + dY ′n
)
(
a + bY ′n
) , (23)
and a = ∂g1/∂xk, b = ∂g1/∂yk, c = ∂g2/∂xk, and d = ∂g2/∂yk
are members of the Jacobian matrix of (15), (16), and (20).
In order to study the behaviour of the ZCDPLL with
time delay, it is advantageous to use bifurcation diagrams and
maximum LE. Figure 3 shows the bifurcation diagrams and
maximum Lyapunov exponent of conventional first-order
loop ZCDPLL as the controlled parameter K1 is varied from
0 up to 3.5. It shows that the loop has stable operation for
Λ0 < K1 <
√
4 +Λ20 and this agrees with the normal loop
operation found earlier [5]. Also it shows that LE will be
positive in the chaotic operation range. When a time delay
is added to conventional ZCDPLL, the range of K1 which of-
fers stable loop operation is reduced as shown in Figure 4 and
the new value is only Λ0 < K1 <
√
1 +Λ20. This agrees with
the range derived in Section 2. This reduced operation range
will aﬀect the lock range of the loop. The bifurcation plot
and LE for ZCDPLL with time delay is provided in Figure 5

















Figure 6: Maximum Lyapunov of chaos-controlled ZCDPLL with
delay for diﬀerent values of b when Λ0 = 0.4.
for the control parameter b = −0.7, where b = 0 corre-
sponds to the conventional ZCDPLL. It is clear that chaos-
controlled ZCDPLL will start period doubling process when
K1 = 1.7 compared to K1 = 1.1 for conventional ZCD-
PLL with time delay. The proposed chaos-controlled ZCD-
PLL with time delay extends the stable region of operation
to higher values of K1 which leads to higher operating fre-
quency (higher tracking range). Figure 6 shows the variation
of largest Lyapunov exponent versus the value of K1 for dif-
ferent values of the feedback control parameter (b). A pos-
itive largest Lyapunov exponent corresponds to chaotic op-
eration. It can be seen that chaos-controlled ZCDPLL of-
fers convergent-to-fixed point operation at higher K1 values
compared to conventional ZCDPLL. Figure 6 indicates that
for b = −0.4 , the highest value of K1 will be around 1.65 and
this corresponds to 1.5 times the highest input frequency of
conventional loop. If the absolute value of b is increased fur-
ther to about b = −2.0, the loop can no longer be controlled
and it will exhibit chaotic behaviour as shown in Figure 7. So
it is desirable to select the value of b carefully to avoid such
chaotic loop operation.
5. CONCLUSIONS
The limit on the incoming signal frequency beyond which
the zero-crossing digital phase-locked loop (ZCDPLL) does
not function properly can be extended by the addition of
a time delay in the feedback path of the loop. This paper
has proposed and described a chaos control technique to
broaden the tracking range of ZCDPLL with time delay. The
delayed feedback control method of chaos control proposed
by Pyragas is used to stabilize the ZCDPLL chaotic opera-
tion. A feedback loop whichmeasures loop tendency to chaos
is used to bring the ZCDPLL from chaotic operation region
back to its stable orbit. The bifurcation plot and largest Lya-
b = −1
b = −2














Figure 7: Maximum Lyapunov of chaos-controlled ZCDPLL with
delay for diﬀerent values of b when Λ0 = 0.4.
punov exponent shown in Figures 5 and 6 display the de-
pendence of chaos-controlled ZCDPLL convergent opera-
tion upon the feedback parameter b. As the feedback con-
trol parameter b is varied, the loop will remain in stable orbit
for larger values of K1. This will extend the range of incom-
ing signal frequency or expand the tracking range. While the
conventional ZCDPLL bifurcated when K1 ≈ 1.1, Figure 5
shows that the chaos-controlled ZCDPLL bifurcates when
K1 ≈ 1.7. The same eﬀect can be seen when maximum Lya-
punov exponent is determined instead of the bifurcation di-
agram as shown in Figure 6. The Lyapunov exponent will be
positive at higher value of K1 as the absolute value of the
control parameter b is increased and hence wider lock range.
Figure 7 indicates that if the absolute value of b is increased
such that b = −2, the chaos-controlled ZCDPLL with time
delay is completely unstable for the range of K1 used. So it is
desirable to select the value of b carefully to avoid such un-
controlled chaotic behaviour of the loop.
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